Skip to content

Latest commit

 

History

History
56 lines (32 loc) · 2.15 KB

README.md

File metadata and controls

56 lines (32 loc) · 2.15 KB
Raw

Chisel-Learning:

The repository contains the learning journey/getting familiar with Chisel, a framework of Scala. Labs have been implemented, introducing to most of the utilities in Chisel and its related concepts.

Topics Covered:

  • Basic DLD Gates(And, Or, Nand, Nor, Xor, Xnor, Not)
  • Basic Circuits (Half Adder, Full-Adder,Ecoder, Decoder, Multiplexer)
  • Parameterization (Width, Function, Bundle, Module)
  • Pipes and Queues.
  • Mux and its Types (MuxCase, MuxTree, MuxLookup, OneHotMux)
  • CPU Units (Instruction Memory, Data Memory, ALU, Register File, Immediate Generation, Branch Control)
  • Testing (VCD, Poke-Peek-Expect)

Environment Setting:

This repository contains the code where I trained and practiced Chisel and Scala. The following is the course that should be followed.

Start by setting up the working enviroment

Dependencies

JDK 8 or newer

LTS releases Java 8 and Java 11 is recommended. You can install the JDK as recommended by your operating system, or use the prebuilt binaries from AdoptOpenJDK.

SBT

SBT is the most common built tool in the Scala community. It can be downloaded here.

Getting started:

Fork this repository on your own individual profiles. After forking clone the repository and run:

sbt test

You should see a whole bunch of output that ends with something like the following lines:

image

If you see the above then, It worked!

You are ready to go. Next step is to go inside the docs/ folder where you will find the labs to perform.

For quick debugging:

If you quickly want to see what verilog is being generated, go to this link https://bit.ly/3u3zr0e and write Chisel here.

P.S: All the support documents, assignment files and PDF of Scala and Functional Programming can be accessed in Chisel Labs Folder of the repository.